



FEATURES

- | $V_{DS} = 30V$ $I_D = 38A$
- | $R_{DS(ON)} < 8.5m\Omega$ @ $V_{GS} = 10V$ (Type: $6m\Omega$)
- | $V_{DS} = -30V$ $I_D = -35A$
- | $R_{DS(ON)} < 10m\Omega$ @ $V_{GS} = -10V$ (Type: $7.5m\Omega$)




PDFN5×6-8L



APPLICATION

- | BLDC



Schematic Symbol

ABSOLUTE MAXIMUM RATINGS($T_a=25^\circ C$)

Parameter	Symbol	Value		Unit
		N-channel	P-channel	
Drain-Source Voltage	V_{DS}	30	-30	V
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Continuous Drain Current, $V_{GS} @ 10V^1$	I_D	38	-35	A
$T_A = 70^\circ C$		21	-18.1	A
Pulsed Drain Current ²	I_{DM}	90	-85	A
Single Pulse Avalanche Energy ³	EAS	22	22	mJ
Avalanche Current	I_{AS}	28	23	A
Total Power Dissipation ⁴	P_D	46	46	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150		°C
Thermal Resistance Junction-Ambient ¹	$R_{\theta JA}$	62.5		°C/W
Thermal Resistance Junction-Case ¹	$R_{\theta JC}$	60		°C/W

ELECTRICAL CHARACTERISTICS($T_a=25^\circ C$)

N-Channel

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Drain-source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=250\mu A$	30	33		V
BV_{DSS} Temperature Coefficient	$\Delta BV_{DSS}/\Delta T_J$	Reference to $25^\circ C$, $I_D=1mA$		0.0193		V/ $^\circ C$
Drain-Source Leakage Current	I_{DSS}	$V_{DS}=30V, V_{GS}=0V, T_J=25^\circ C$		1		μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V$		± 100	nA	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	1.2	1.6	2.5	V
$V_{GS(th)}$ Temperature Coefficient	$\Delta V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	-3.97			mV/ $^\circ C$
Static Drain-to-Source On-Resistance	$R_{DS(on)}$	$V_{GS}=10V, I_D=40A$	6	8.5		$m\Omega$
		$V_{GS}=4.5V, I_D=1A$	9	13		
Forward Transconductance	g_{fs}	$V_{DS}=5V, I_D=30A$	34			S
Gate Resistance	R_g	$V_{DS}=0V, V_{GS}=0V, f=1MHz$	1.8			Ω
Input Capacitance	C_{iss}		940			
Output Capacitance	C_{oss}	$V_{DS}=15V, V_{GS}=0V, f=1MHz$	131			pF
Reverse Transfer Capacitance	C_{rss}		109			
Turn-On Delay Time	$t_{d(on)}$		4			
Turn-On Rise Time	t_r	$V_{DD}=15V, V_{GS}=10V$	8			
Turn-Off Delay Time	$t_{d(off)}$	$R_G=3.3\Omega, I_D=15A$	31			ns
Turn-Off Fall Time	t_f		4			
Total Gate Charge	Q_g		9.8			
Gate Source Charge	Q_{gs}	$V_{GS}=4.5V, V_{DS}=15V, I_D=15A$	4.2			nC
Gate Drain Charge	Q_{gd}		3.6			
Continuous Source Current ^{1,5}	I_s			43	A	
Pulsed Source Current ^{2,5}	I_{SM}	$V_G=V_D=0V$, Force Current		112	A	
Diode Forward Voltage ²	V_{SD}	$V_{GS}=0V, I_s=1A, T_J=25^\circ C$		1		V
Reverse Recovery Time	t_{rr}	$I_F=30A, dI/dt=100A/\mu s$, $T_J=25^\circ C$	8.5			ns
Reverse Recovery Charge	Q_{rr}		2.2			nC

Note :

- 1、The data tested by surface mounted on a 1 inch 2 FR-4 board with 2OZ copper.
- 2、The data tested by pulsed , pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
- 3、The EAS data shows Max. rating . The test condition is $V_{DD}=25V, V_{GS}=10V, L=0.1mH, I_{AS}=28A$
- 4、The power dissipation is limited by $175^\circ C$ junction temperature
- 5、The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

P-Channel

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS}=0V, I_D=-250\mu A$	-30	-33		V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=-30V, V_{GS}=0V$			-1	μA
Gate to Body Leakage Current	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V$			± 100	nA
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=-250\mu A$	-1.2	-1.5	-2.5	V
Static Drain-to-Source on-Resistance	$R_{DS(on)}$	$V_{GS}=-10V, I_D=-1A$		7.5	10	$m\Omega$
		$V_{GS}=-4.5V, I_D=-1A$		11	14	$m\Omega$
Input Capacitance	C_{iss}	$V_{DS}=-15V, V_{GS}=0V, f=1.0MHz$		1550		
Output Capacitance	C_{oss}			327		pF
Reverse Transfer Capacitance	C_{rss}			278		
Turn-On Delay Time	$t_{d(on)}$			14		
Turn-On Rise Time	t_r	$V_{DD}=-15V, V_{GS}=-10V$ $I_D=-6A, R_{GEN}=2.5\Omega$		20		ns
Turn-Off Delay Time	$t_{d(off)}$			95		
Turn-Off Fall Time	t_f			65		
Total Gate Charge	Q_g			30		
Gate Source Charge	Q_{gs}	$V_{GS}=-10V, V_{DS}=-15V, I_D=-9.1A$		5.3		nC
Gate-Drain("Miller") Charge	Q_{gd}			7.6		
Maximum Continuous Drain to Source Diode Forward Current	I_s				-10	A
Maximum Pulsed Drain to Source Diode Forward Current	I_{SM}				-40	A
Drain to Source Diode Forward Voltage	V_{SD}	$V_{GS}=0V, I_s=-11A$		-0.8	-1.2	V

Note :

- 1、The data tested by surface mounted on a 1 inch 2 FR-4 board with 2OZ copper.
- 2、The data tested by pulsed , pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
- 3、The EAS data shows Max. rating . The test condition is $VDD=-25V, VGS=-10V, L=0.1mH, IAS=-5A$
- 4、The power dissipation is limited by $150^{\circ}C$ junction temperature
- 5、The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

PARAMETER CHARACTERISTIC CURVE

N-Channel

Figure 1: Output Characteristics




Figure 2: Typical Transfer Characteristics




Figure 3: On-resistance vs. Drain Current




Figure 4: Body Diode Characteristics




Figure 5: Gate Charge Characteristics




Figure 6: Capacitance Characteristics




Figure 7: Normalized Breakdown Voltage vs Junction Temperature




Figure 8: Normalized on Resistance vs Junction Temperature




Figure 9: Maximum Safe Operating Area Temperature




Figure 10: Maximum Continuous Drain Current vs. Ambient





Fig.11 Maximum Effective Transient Thermal Impedance, Junction-to-Ambien



P-Channel

Figure 1:Typical Output Characteristics




Figure 2:On-Resistance v.s Gate-Source




Figure 3:Forward Characteristics of Reverse




Figure 4:Gate-Charge Characteristics




Figure 5:Normalized $V_{GS(th)}$ vs T_J




Figure 6:Normalized $R_{DS(ON)}$ vs T_J










Figure 7:Capacitance

Figure 8:Safe Operating Area

Figure 9:Normalized Maximum Transient Thermal Impedance

Figure 10:Switching Time Waveform

Figure 11:Unclamped Inductive Switching Waveform


PDFN5*6-8L PACKAGE INFORMATION



Ref.	Millimeters		
	Min.	Typ.	Max.
A	0.90	1.00	1.10
b	0.33	0.41	0.51
C	0.20	0.25	0.30
D1	4.80	4.90	5.00
D2	3.61	3.81	3.96
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.38	3.05	3.20
e	1.27BSC		
H	0.40	0.51	0.61
K	1.10	-	-
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
M	0.50	-	-
a	0°	-	12°

ORDERING INFORMATION

Part Number	Component Package	QTY/Reel	Reel Size
SNPM30G03	PDFN5×6-8L	5000PCS	13"

Headquarters

No.3387 Shendu Road
Pujiang I&E Park
Minhang Shanghai China
201000

Hotline

400-021-5756

Web

[Https://www.semiware.com](https://www.semiware.com)

Sales Center

Tel: 86-21-3463-7458
Email: sales18@semiware.com

Customer Service

Tel: 86-21-5484-1001
Email: sales17@semiware.com

Technical Support

Tel: 86-21-3463-7654
Email: fae01@semiware.com

Complaint & Suggestions

Tel: 86-21-3463-7172
Ext: 8868
Email: cs03@semiware.com

By QR Code

Website



Wechat

To find your local partner within Semiware's global website: www.semiware.com

© 2022 Semiware Semiconductor Inc.

The content of this document has been carefully checked and understood. However, neither Semiware nor its subsidiaries assume any liability whatsoever for any errors or inaccuracies of this document and the consequences thereof. Published specifications are subject to change without notice. Product suitability for any area of application must ultimately be determined by the customer. In all cases, products must never be operated outside their published specifications. Semiware does not guarantee the availability of all published products. This disclaimer shall be governed by substantive Chinese law and resulting disputes shall be settled by the courts at the place of business of Semiware. Latest publications and a complete disclaimer can be downloaded from the Semiware website. All trademarks recognized.